

Conventional Vertical Power MOSFET Device Structure





FIG. 1A

CMOS-Implemented Planar Geometry High Current Switching MOSFET Device Structure

Scale 2.0 μm Typical


Note: Only M1(1st metal layer) shown; collection of all of the Source, Drain and Gate electrodes into High-Current Source and Drain Chip Contacts on M5 is accomplished in metal layers M2-M5.



844047476

FIG. 1B


Conventional Power MOSFET Equivalent Circuit



[†]Note that Body Diode is a very large area p-n⁺-n⁺ diode with a very large diffusion charge storage capacity, Q_d . This means that when the body diode is first reverse biased after heavy forward conduction, a large transient reverse current, I_r , can flow for a substantial period of time, $t_r = Q_d/I_r$, which can limit usable switching frequencies.

FIG. 2A

CMOS-Implemented High Current MOSFET Equivalent Circuit



While a p-channel MOSFET with gate connected to Drain is illustrated, an n-channel MOSFET with its gate connected to the Source electrode will also serve as the active "body diode", turning on when the Drain electrode becomes more negative than the Source electrode by an amount greater than the threshold voltage, V_t , of the MOSFET. Note that if the Gate of the switching MOSFET is constrained to go no more negative than the Source, then it will, by itself, act as the "body diode".

FIG. 2B

Cross-Section of 200 amp Planar Switching MOSFET Chip and Part of Package

R. C. Eden 8/10/88





FIG. 3

200 amp NMOS Switching FET Chip; Mask Levels M1-M3 & Poly

FIG. 4A


Source (Red)/Drain (Blue) Polysilicide and Gate (Green) Polysilicide with Vias to Metal 1



One complete 25μm high row of NMOS FET channel, with portion of rows above and below, is shown. Each row completes W=250μm of NFET width in 10μm horizontal distance. S/D ohmic contact polysilicide (40Ω/Sq) shown in red for sources, blue for drains, with vias to Metal 1 (7.5Ω/cut) used to reduce current path resistance. Gate polysilicide (7Ω/Sq) is shown in green, with vias to M1 between rows.

FIG. 4C


Source (Red), Drain (Blue) and Gate (Green) Metal 2 Busses with Vias to Metal 3 Plane



Horizontal source (red) and drain (blue) M2 (0.08Ω/Sq) busses tie the M1 source and drain stripes together. Since the next, M3, layer is a source plane, the source buss is completely covered with M2/M3 vias (5Ω/cut). The connections from the M2 drain busses to the M4 drain plane are done through an array of isolated M3 patches in the M3 source plane, so the drain buss M2/M3 vias are in patches as shown.

FIG. 4B


Source (Red), Drain (Blue) and Gate (Green) Metal 1 Jumpers with Vias to Metal 2 Busses



Metal 1 (M1; 0.08Ω/Sq) source and drain straps, 0.75μm x 25μm, are used to reduce resistance of S/D polysilicide in passing current to M2 horizontal S and D busses. Since source M2 buss is taken to cover the upper half of the 25μm channel, the source stripes (red) carry the current from the lower half of the channel to the M1 to M2 vias (5Ω/cut) on the upper half of the channel, and visa-versa for the drain stripes (blue).

FIG. 4D

Source Metal 3 Plane (Red) & (Blue) Drain M3 Feedthru Patches with Vias to Metal 4 Plane




Metal 3 (0.08Ω/Sq) source plane (red) with isolated drain feedthru pads (blue) with M3/M4 via patches carrying current from the M2 drain busses to M4 drain plane. Left 22μm in area shown is under source M5 'checkerboard' pad contact area, so source plane has array of M3/M4 via patches going to isolated feedthru's in M4 drain plane. Right 13μm of area shown has drain M5, so here M3 carries source current laterally

200 amp NMOS Switching FET Chip: Mask Levels M3-M5 & Ball

FIG. 5A

Source Metal 3 Plan (Red) & (Blue) Drain M3 Feedthru Patches with Vias to Metal 4 Plane




10 μm

Metal 3 (0.08 Ω/Sq) source plane (red) with isolated drain feedthru pads (blue) with M3/M4 via patches carrying current from the M2 drain busses to M4 drain plane. Left 22 μm in area shown is under source M5 'checkerboard' pad contact area, so source plane has array of M3/M4 via patches going to isolated feedthru's in M4 drain plane. Right 13 μm of area shown has drain M5, so here M3 carries source current laterally.

FIG. 5C

Detail of Part of 'Checkerboard' Source (Red) and Drain (Blue) Metal 5 Ball Contact Areas




10 μm

Small area of Metal 5 (0.04 Ω/Sq) ball contact pad 'checkerboard' to same scale as previous drawings. Red area covering left 22 μm of drawing is the right side of a source M5 ball contact pad, while the blue area (right 13 μm) is the left side of a drain M5 pad. These M5 ball contact pads are nominally 250 μm square using standard flip-chip ball pitches, or 100 μm or less using advanced 'SHOCC' ball pitches.

FIG. 5B

Drain Metal 4 Plan (Blue) & (Red) Source M4 Feedthru Patches with Vias to Metal 5 Contacts




10 μm

Metal 4 (0.08 Ω/Sq) drain plane (blue) with isolated M4 source feedthru pads (red) with M4/M5 via patches carrying current from the M3 source plane to M5 source 'checkerboard' pad contact area over left 22 μm of area drawn. Since right 13 μm of area shown has drain M5, this area is covered with M4/M5 vias connecting M4 drain plane with M5 drain pads.

FIG. 5D

Full Chip View of Solder Balls and 'Checkerboard' Source, Drain & Gate Metal 5 Ball Contact Area



1 mm

Full chip view of 4mm x 4mm die (scale 100x larger than previous drawing showing Metal 5 (0.04 Ω/Sq) source (red), drain (blue) and gate (green) 'checkerboard' of ball contact pads with solder balls at their centers. While 250 μm flip-chip ball pitch is shown, reducing to $\leq 100\mu\text{m}$ would improve metal resistance

FIG. 6A

Richard Eden & Len Schaper 9/5/99




FIG. 6B

Cross-Section of 200 Amp Planar Switching MOSFET Chip After Full-Wafer Deposition of Additive Copper/Polymer Interconnect Layers on Completed IC Wafer




FIG. 7





FIG. 8

Alternate "Stripe" Layout of 200 amp NMOS Switching FET Chip with Gate Drive Amplifier for Compatibility with Very Low Resistance Vertically Laminated Package


Full Chip View of Sold r Balls and Source, Drain & Gate Metal 5 Ball Contact Areas



← 1 mm →

FIG. 9A

MOSFET Current Switch IC Die



Package Height may be Increased Indefinitely for Lower Package Resistance

Side View of Mating Very Low-R Vertical Laminate Package

FIG. 9B

DC Resistance Results Summary:

[illegible]

FIG. 10